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Abstract. The subject of this work is a low noise ampliﬁer
(LNA), operating in the frequency range 1.8–2.1GHz. The
CMOS 0.13µm technology is used in respect to the low cost
of the ﬁnal device. Among the speciﬁcations, a variable gain
and an adjustable working frequency are required. In partic-
ular, four different working modes are provided: 1.8, 1.9 and
2.1GHz high gain and 2.1GHz low gain. The ampliﬁer is
designed to be used as ﬁrst stage of a receiver for mobile tele-
phony. For this reason low power consumption is taken into
consideration (low supply voltage and low drain currents).
A simple digital circuit, integrated on-chip, is used to select
the operating mode of the LNA by means of two input pins.
A Noise ﬁgure of 1dB is obtained with a supply voltage of
0.8V.
1 Introduction
With the recent introduction of the new mobile telephony
standard UMTS the market is pushing toward receiver so-
lutions that are compatible with the traditional standard
GSM900/1800 as well as with the new one. Towards ex-
cellent noise performance, high linearity and low power con-
sumption, the possibility to change the operating frequency
of the RF part of the receiver with a minimum amount of
component is required. Among many examples in the lit-
erature, we can distinguish LNA solutions that make use
of the HEMT-HBT GaAs (Kobayashi, 1996), the Si Bipo-
lar (Adiseno, 2002), the SiGe BiCMOS (Ryyn¨ anen, 2003),
(He, 2004) and the standard CMOS technlogy. While the
GaAs semiconductor is relegated to the very high frequency
ﬁeld because of the high costs the bipolar and BiCMOS tech-
nologies are today still very popular. Thanks to the consider-
able progress in the miniaturization of the standard CMOS,
sustained by the digital market, and to the consequent cost
reduction is now CMOS the most promising technology for
the forthcoming RF applications. A fully standard CMOS
0.13-µm process with six metal layers was empolyed in this
work. Since the reduction of the supply voltage, in order to
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allow longer battery endurance on portable devices, will be a
great challenge a low supply voltage of 0.8V was used.
2 Circuit Design
The LNA operates in a receiving chain and must be pre-
ceded by a pre-select ﬁlter. This ﬁlter needs, in order to
work properly, a ﬁxed value of the input impedance of the
ampliﬁer. Moreover it works in differential mode, indicating
that the LNA must use a differential topology as well. In our
case a value of 200 is required for the differential input
impedance.
2.1 Input Matching
Two possible architectures where examined in order to ﬁnd
the best solution to adapt the circuit to the source, like shown
in Fig. 1. The aim was namely the achievement of a very
good matching to 200  differential (S11≤-15dB) for every
frequency mode with the same external matching network.
Furthermore this network is required to be very simple and
to use standard passive components. The ﬁrst one (Fig. 1A)
is the classic common source transistor with source degener-
ation inductor (Karanicolas, 1996), (Gatta, 2001): this topol-
ogy gives approximately the following input impedance:
Zin =
gm1Ls
Cgs
+ sLs +
1
sCgs
, (1)
where gm1 is the transconductance of the transistor, Cgs its
gate-source capacitance and Ls the degenerating inductor. It
was decided not to use this structure because of some draw-
backs: the high chip area requirement (inductor) and the poor
stability, caused by the parasitic capacitance between source
of the input MOSFET and bulk. At last its intrinsic narrow-
band behaviour caused by a good input matching only in a
narrow frequency range dissuaded us to use this topology.
The structure that was chosen is a common-source with feed-
back resistor between output node (drain) and input (gate)
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Fig. 1. Basic architectures. A) Source Degeneration, B) Feedback
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circuit, that is initially mere capacitive, producing a resistive
term. This is given in an approximated form by:
Zin =
Rf + ZL
1 + gm1ZL + sCgs(Rf + ZL)
, (2)
where Rf is the feedback resistor and ZL the load
impedance. This topology was further improved by mean of
a Cascode conﬁguration that has only a small impact on the
input impedance, compared to the simple common source
transistor. This structure improves the reverse isolation be-
cause of the buffer function of the common gate MOSFET.
This leads, together with the feedback resistor that performs
a negative feedback, to a higher stability.
2.2 Load
In order to minimize the noise of the ampliﬁer resistive loads
were avoided: the load comprises a resonating LC-parallel
tank. This enables very low supply voltages because of
the negligible voltage DC-drop across the on-chip inductor.
The high equivalent resistance at the resonance together with
the high output resistance of the Cascode allows a consider-
able voltage gain. Furthermore the LC-load exhibits a band-
pass behaviour, which helps to suppress out-of-band inter-
ferers. Since the inductor was integrated, simulations were
conducted with an Inﬁneon in-house tool, based on the Fas-
tHenry/FastCap simulator, in order to take into account all
parasitic effects (Kehrer, 2001). An octagonal form was cho-
sen and the inner resistance of the windings was minimized
by mean of stacked metal layers, shorted by vias. The capac-
itance to the bulk was reduced by using the three upper metal
layers. In Fig. 2 is depicted the equivalent circuit diagram of
the inductor that was used in the simulations.
2.3 Noise
The main source of noise in this circuit is caused by the
thermal channel noise of the input transistor. This can
be schematized by a current generator between drain and
source, which is given by Shaeffer (1997):
i2
nd = 4kTγgd01f , (3)
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Fig. 2. Equivalent curcuit of the integrated inductor
i2
nd = 4kTγgd0∆f (3)
where K is the Boltzmann’s constant, T is the absolute
temperature, γ is a bias-dependent factor and gd0 is the zero-
bias drain conductance of the FET. If we assume gd0 ' gm
that is the transconductance of the input FET and γ ' 2/3
we obtain:
i2
nd =
8
3
kTgm∆f (4)
Since the feedback resistor has a great value (more than
1.5 KΩ) it gives a negligible noise contribution. In addition
it does not sensibly modify the overall gain of the ampliﬁer
(weak feedback). Therefore we will estimate the noise factor
considering the feedback resistor as inﬁnite. Thus the total
noise voltage at the output is, considering also the thermal
noise of the source resistance Rs:
V 2
n,out = (4KTRsA2
v + i2
ndR2
p)∆f (5)
where
Av = gm1ROUTQin (6)
is the approximated voltage gain. Qin and Rout are the
quality factor of the input mesh when the ampliﬁer is adapted
to the source Rs and the output resistance respectively. They
are deﬁned as follows:
Qin =
1
2RsωCgs
(7)
and
ROUT = RP//RCASC (8)
Hence, the output resistance of the ampliﬁer, neglecting
the feedback resistance, is given by the parallel between the
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Fig. 4. LNA Layout
inductor of 10 nH in parallel to the inputs together with two
capacitors (2.2 pF) in series. These components’ values are
compliant with the standard E12 and easily obtainable. The
external network used is the same for every operating mode
of the LNA. Figs. 6, 7 and 8 show the simulated gain, noise
ﬁgure and input matching in every operating mode. The
Gain, S11 and Noise Figure results are resumed in Tab. 1,
Tab. 2 and 3 respectively. In Tab. 3 the linearity simula-
tion results are depicted as well, namely the input IP3 and
the input referred Compression Point. The linearity simula-
tions were performed with a two tone test: the ﬁrst tone at
the frequency related to the operating mode, i.e. 1.8, 1.9 and
Pin IN+
Pin IN-
IN+
IN-
Sub
Bondwires PADs ESD On Chip Metals
 
Fig. 5. Equivalent circuit of the pads/pins parasitics
Table 1. Gain Simulation Results
MODE AC Gain Max Gain Freq. B−1dB GHz
1.8 GHz High Gain 15.75 dB 1.83 GHz 1.68 − 1.99
1.9 GHz High Gain 16.15 dB 1.93 GHz 1.77 − 2.10
2.1 GHz High Gain 16.68 dB 2.07 GHz 1.90 − 2.23
2.1 GHz Low Gain 5.32 dB 2.12 GHz 1.95 − 2.28
2.1 GHz, the second at a frequency distance of 10 MHz.
4 Conclusions
An LNA with variable gain and operating frequency band
was designed. A cascode topology with feedback resistance
was used thanks to its good compromise between noise and
stability. The total current consumption is about 9 mA with
a supply voltage of 0.8 V for a total of 7.2 mW of dissipated
power. The noise was minimized by mean of a high-Q in-
put mesh, obtained with reactive (noiseless) components and
maximizingthegain: a1-dBNFineveryhighgainmodewas
Fig. 3. Complete Schematic.
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simply obtained by mean of the small signal equivalent cir-
cuit. Approximately we have:
RCASC ' gm2r02r01 . (9)
Moreover, the load at the resonance exhibits the following
parallel resistance:
Rp = Rser(Q2
out + 1) (10)
with
Qout =
ω0Lload
Rser
, (11)
where Rser is the parasitic series resistance of the integrated
inductor, Lload theinductanceoftheloadandQout itsquality
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factor. The noise factor is therefore, replacing the value of
the output resistance:
F =
V 2
n,out
4kTRSA2
v1f
=
4kTRsA2
v + 8
3KTgm1R2
OUT
4kTRsA2
v
=
= 1 +
8
3KTgm1R2
OUT
4kTRsg2
m1Q2
inR2
OUT
= 1 +
2
3Rsgm1Q2
in
. (12)
This result suggests that the noise factor tends to a null
value for decreasing Qin, that is for decreasing Cgs, thus for
smallerinputtransistors. OtherwisetheSPICEmodel2noise
simulations show the presence of a minimum noise factor for
a precise size of the input MOSFET. This could be explained
by mean of the inversion layer resistance:
Rinv '
1
5gm
. (13)
The Vgs will be now:
Vgs = QeffVin , (14)
where Qeff is an ”effective” Qin that includes the effect of
Rinv and could be so deﬁned:
Qeff =
1
ω0Cgs(2Rs + Rinv)
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Table 2. S11 Simulation Results
MODE S11,MIN S11,MIN Freq. S11 < 10 dB
1.8 GHz HG -28.92 dB 1.79 GHz 1.67 − 1.96 GHz
1.9 GHz HG -28.00 dB 1.91 GHz 1.74 − 2.09 GHz
2.1 GHz HG -24.28 dB 2.09 GHz 1.89 − 2.24 GHz
2.1 GHz LG -21.27 dB 2.14 GHz 1.95 − 2.29 GHz
Table 3. Linearity and Noise Figure Simulation Results
MODE IIP3 iCP1 NF
1.8 GHz High Gain -5.54 dBm -17.76 dBm 1.06 dB
1.9 GHz High Gain -5.31 dBm -18.06 dBm 1.01 dB
2.1 GHz High Gain -5.94 dBm -18.47 dBm 0.98 dB
2.1 GHz Low Gain -7.35 dBm -19.74 dBm 1.10 dB
obtained. Due to its advantages like the band pass behavior,
the low added noise and the high gain at the resonance fre-
quency, the LC resonating load is the most appropriate solu-
tion. An important achievement is the good input matching,
at every considered frequency range, with the same external
adapting network, that allows a sensible cost reduction of the
ﬁnal receiver.
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Table 2. S11 Simulation Results
MODE S11,MIN S11,MIN Freq. S11 < 10 dB
1.8 GHz HG -28.92 dB 1.79 GHz 1.67 − 1.96 GHz
1.9 GHz HG -28.00 dB 1.91 GHz 1.74 − 2.09 GHz
2.1 GHz HG -24.28 dB 2.09 GHz 1.89 − 2.24 GHz
2.1 GHz LG -21.27 dB 2.14 GHz 1.95 − 2.29 GHz
Table 3. Linearity and Noise Figure Simulation Results
MODE IIP3 iCP1 NF
1.8 GHz High Gain -5.54 dBm -17.76 dBm 1.06 dB
1.9 GHz High Gain -5.31 dBm -18.06 dBm 1.01 dB
2.1 GHz High Gain -5.94 dBm -18.47 dBm 0.98 dB
2.1 GHz Low Gain -7.35 dBm -19.74 dBm 1.10 dB
obtained. Due to its advantages like the band pass behavior,
the low added noise and the high gain at the resonance fre-
quency, the LC resonating load is the most appropriate solu-
tion. An important achievement is the good input matching,
at every considered frequency range, with the same external
adapting network, that allows a sensible cost reduction of the
ﬁnal receiver.
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This quantity tends to a constant value for W small
enough, since Cgs is proportional to W and the inversion
layer resistance is inversely proportional to the same quan-
tity. The inversion layer resistance can be represented as a
resistor in series with Cgs whose noise contribution must be
taken into account. Replacing Eq. (15) in (12) and adding the
thermal noise of Rinv we obtain:
F = 1 +
Rinv
Rs
+
2
3Rsgm1Q2
eff
. (16)
For W→0, the last term in Eq. (16) is inversely propor-
tional to gm1 since Qeff remains constant. Moreover the
Table 1. Gain Simulation Results.
MODE AC Gain Max Gain B−1dB GHz
Freq.
1.8GHz High Gain 15.75dB 1.83GHz 1.68 − 1.99
1.9GHz High Gain 16.15dB 1.93GHz 1.77 − 2.10
2.1GHz High Gain 16.68dB 2.07GHz 1.90 − 2.23
2.1GHz Low Gain 5.32dB 2.12GHz 1.95 − 2.28
Table 2. S11 Simulation Results.
MODE S11,MIN S11,MIN Freq. S11 < 10dB
1.8GHz HG −28.92dB 1.79GHz 1.67 − 1.96GHz
1.9GHz HG −28.00dB 1.91GHz 1.74 − 2.09GHz
2.1GHz HG −24.28dB 2.09GHz 1.89 − 2.24GHz
2.1GHz LG −21.27dB 2.14GHz 1.95 − 2.29GHz
Table 3. Linearity and Noise Figure Simulation Results.
MODE IIP3 iCP1 NF
1.8GHz High Gain −5.54dBm −17.76dBm 1.06dB
1.9GHz High Gain −5.31dBm −18.06dBm 1.01dB
2.1GHz High Gain −5.94dBm −18.47dBm 0.98dB
2.1GHz Low Gain −7.35dBm −19.74dBm 1.10dB
term in the middle is proportional to Rinv. That means that
the Noise Factor will begin to increase again for a deﬁnite W
and implies the presence of a minimum. The input transistor
width was chosen in correspondence to this minimum, that
lays at about 500µm.
2.4 Linearity
Once we set the bias currents of the FETs we analyze the
linearity of the ampliﬁer in dependence on the width of the
input transistors Win. Increasing Win we observe two oppo-
site effects: on the one hand the overdrive voltage VGS−VT
decreases, worsening the linearity since we have a direct pro-
portionality between the input IP3 and the biasing overdrive
voltage (Lee, 1998). On the other hand a wider input FET
means a decrease of the input Q (7), because of the increas-
ing gate-source capacitance. This implies that Vgs, equal to
QinVin, decrease as well, so improving the linearity by pre-
venting the ampliﬁer to saturate. It can be shown that in
a narrowband architecture, like this LNA, the input IP3 is
proportional to 1/Q2
in (Lee, 1998). It was found that the de-
pendence on the quality factor of the input mesh dominates,
indicating a better linearity when using a wider input FET.
2.5 Multi-gain and Multi-frequency Mode
The multi-gain capability is realized by mean of a switch-
able capacitive divider (C1–CLG in Fig. 3). When insertedE. Di Gioia et al.: LNA in the frequency band 1.8–2.2GHz in 0.13µm CMOS Technology 303
the AC output signal is attenuated, thus the gain is reduced
of about 10dB. This solution does not improve the intrinsic
linearity of the ampliﬁer; anyway it is convenient, because
a reduced amplitude of the output signal indicates an im-
proved linearity of the incoming stage (i.e. mixer). Similarly
the multi-frequency function is implemented via switchable
capacitors that vary the resonance frequency of the LC-load.
Since the equivalent resistance of the resonating load varies
inamarginalrangeandbecauseofitsgreatinﬂuenceontothe
input impedance of the ampliﬁer, this solution is appropriate
in order to get a good matching in all operating modes.
3 Layout and Simulation Results
The complete schematic is represented in Fig. 3. A small
digital logic circuit was added in order to switch on/off the
capacitors thus varying the operating mode that is chosen
via two external pins. Figure 4 shows the layout of the cir-
cuit, whose area is 0.44µm2, including the pads. Particu-
lar attention was paid into reducing the parasitic resistance
of the metal interconnections to minimize the noise. ESD-
protection consisting in integrated bulk/n-well diodes be-
tween input/output and VDD/ground respectively were used
and considered in the simulations. Their parasitic capaci-
tance, together with that of the pads and the other parasitics
of the bondwires, has a severe impact on the input impedance
of the LNA. For this reason their effect was modelled with
an equivalent circuit (Fig. 5). To cope with this problem an
external compensating network was needed: it consist of an
inductor of 10nH in parallel to the inputs together with two
capacitors (2.2pF) in series. These components’ values are
compliant with the standard E12 and easily obtainable. The
external network used is the same for every operating mode
oftheLNA.Figures6, 7and8showthesimulatedgain, noise
ﬁgure and input matching in every operating mode. The
Gain, S11 and Noise Figure results are resumed in Table 1,
Table 2 and Table 3 respectively. In Table 3 the linearity sim-
ulation results are depicted as well, namely the input IP3 and
the input referred Compression Point. The linearity simula-
tions were performed with a two tone test: the ﬁrst tone at
the frequency related to the operating mode, i.e. 1.8, 1.9 and
2.1GHz, the second at a frequency distance of 10MHz.
4 Conclusions
An LNA with variable gain and operating frequency band
was designed. A cascode topology with feedback resistance
was used thanks to its good compromise between noise and
stability. The total current consumption is about 9 mA with
a supply voltage of 0.8V for a total of 7.2mW of dissipated
power. The noise was minimized by mean of a high-Q in-
put mesh, obtained with reactive (noiseless) components and
maximizing the gain: a 1-dB NF in every high gain mode
wasobtained. Duetoitsadvantageslikethebandpassbehav-
ior, the low added noise and the high gain at the resonance
frequency, the LC resonating load is the most appropriate
solution. An important achievement is the good input match-
ing, at every considered frequency range, with the same ex-
ternal adapting network, that allows a sensible cost reduction
of the ﬁnal receiver.
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